![](\"http:\/\/sites.unica.it\/rpct\/files\/2016\/07\/polcoming_logo.png\"){kind=logo}
<\/a>\nDipartimento di Scienze Politiche, Scienze della Comunicazione e Ingegneria dell’Informazione<\/a>\u00a0<\/strong>(Pol.Com.Ing), presso l’Universit\u00e0 degli Studi di Sassari<\/strong><\/a>.
\nLavori comuni:<\/strong>\u00a0Automatic Generation of Dataflow-Based\u00a0Reconfigurable Co-processing Units<\/a>, Automated Design Flow for Coarse-Grained Reconfigurable Platforms: an RVC-CAL Multi-Standard Decoder Use-Case<\/a>,\u00a0Power-Awarness in Coarse-Grained Reconfigurable\u00a0Designs: a Dataflow Based Strategy<\/a>,\u00a0Automated Power Gating Methodology for Dataflow-Based\u00a0Reconfigurable Systems<\/a>,\u00a0Coarse-grained reconfiguration: dataflow-based\u00a0power management<\/a>,\u00a0Reconfigurable Coprocessors Synthesis in the\u00a0MPEG-RVC Domain<\/a>,\u00a0Power Modelling for Saving Strategies in Coarse\u00a0Grained Reconfigurable Systems<\/a>,\u00a0Early Stage Automatic Strategy for Power-Aware Signal\u00a0Processing Systems Design<\/a>,\u00a0Automated Design Flow for Multi-Functional\u00a0Dataflow-Based Platforms<\/a>,\u00a0Power-Awarness in Coarse-Grained Reconfigurable\u00a0Multi-Functional Architectures: a Dataflow Based Strategy<\/a>,\u00a0Adaptable AES Implementation with Power-Gating Support<\/a>,\u00a0Power and Clock Gating Modelling in Coarse Grained\u00a0Reconfigurable Systems<\/a>.<\/p>\n
\n
<\/p>\n
<\/p>\n <\/p>\n <\/p>\n <\/p>\n <\/p> <\/p>\n <\/p>\n <\/p>\n <\/p>\n <\/p>\n <\/p>","protected":false},"excerpt":{"rendered":" it Dipartimento di Scienze Politiche, Scienze della Comunicazione e Ingegneria dell’Informazione\u00a0(Pol.Com.Ing), presso l’Universit\u00e0 degli Studi di Sassari. Lavori comuni:\u00a0Automatic Generation of Dataflow-Based\u00a0Reconfigurable Co-processing Units, Automated Design Flow for Coarse-Grained Reconfigurable Platforms: an RVC-CAL Multi-Standard Decoder Use-Case,\u00a0Power-Awarness in Coarse-Grained Reconfigurable\u00a0Designs: a Dataflow Based Strategy,\u00a0Automated Power Gating Methodology for Dataflow-Based\u00a0Reconfigurable Systems,\u00a0Coarse-grained reconfiguration: dataflow-based\u00a0power management,\u00a0Reconfigurable Coprocessors Synthesis in … Continua la lettura di International Partners<\/span> <\/a>
\nEquipe Image Group<\/a><\/strong>, presso l’Institut d\u2019\u00e9lectronique et de t\u00e9l\u00e9communications de Rennes<\/strong> <\/a>(IETR)\u00a0dell’Institut National des Sciences Appliqu\u00e9es<\/a>\u00a0<\/strong>(INSA) di Rennes.
\nLavori comuni:<\/strong> Multi-purpose systems: A novel dataflow-based generation and mapping strategy<\/a>,\u00a0 RVC: A Multi-Decoder CAL Composer Tool<\/a>.<\/p>\n
\n<\/a>
\nSCI-STI-MM Multimedia Group<\/a><\/strong>, presso la School of Engineering<\/a>\u00a0<\/strong>dell’Ecole polytechnique f\u00e9d\u00e9rale de Lausanne<\/a>\u00a0<\/strong>(EPFL).
\nLavori comuni:<\/strong> RVC: A Multi-Decoder CAL Composer Tool<\/a>, Automated Design Flow for Multi-Functional Dataflow-Based Platforms<\/a>.<\/p>\n
\n<\/a>
\nSynflow sas<\/a><\/strong>\u00a0(Sophia Antipolis technology park, FR).
\nLavori comuni: <\/strong>Multi-purpose systems: A novel dataflow-based generation and mapping strategy<\/a>.<\/p>\n
\n<\/a>
\nAdvanced Learning and Research Institute<\/a><\/strong> (ALaRI), presso l’Universit\u00e0 della Svizzera Italiana<\/a><\/strong>.
\nLavori comuni: <\/strong>Adaptable AES Implementation with Power-Gating Support<\/a>.<\/p>\n
\nen<\/h4>
<\/a>
\nDipartimento di Scienze Politiche, Scienze della Comunicazione e Ingegneria dell’Informazione<\/a>\u00a0<\/strong>(Pol.Com.Ing), of the\u00a0University of Sassari<\/a>.
\n<\/strong>Common works:<\/strong>\u00a0Automatic Generation of Dataflow-Based\u00a0Reconfigurable Co-processing Units<\/a>, Automated Design Flow for Coarse-Grained Reconfigurable Platforms: an RVC-CAL Multi-Standard Decoder Use-Case<\/a>,\u00a0Power-Awarness in Coarse-Grained Reconfigurable\u00a0Designs: a Dataflow Based Strategy<\/a>,\u00a0Automated Power Gating Methodology for Dataflow-Based\u00a0Reconfigurable Systems<\/a>,\u00a0Coarse-grained reconfiguration: dataflow-based\u00a0power management<\/a>,\u00a0Reconfigurable Coprocessors Synthesis in the\u00a0MPEG-RVC Domain<\/a>,\u00a0Power Modelling for Saving Strategies in Coarse\u00a0Grained Reconfigurable Systems<\/a>,\u00a0Early Stage Automatic Strategy for Power-Aware Signal\u00a0Processing Systems Design<\/a>,\u00a0Automated Design Flow for Multi-Functional\u00a0Dataflow-Based Platforms<\/a>,\u00a0Power-Awarness in Coarse-Grained Reconfigurable\u00a0Multi-Functional Architectures: a Dataflow Based Strategy<\/a>,\u00a0Adaptable AES Implementation with Power-Gating Support<\/a>,\u00a0Power and Clock Gating Modelling in Coarse Grained\u00a0Reconfigurable Systems<\/a>.<\/p>\n
\n<\/a>
\nEquipe Image Group<\/a><\/strong>, at the Institut d\u2019\u00e9lectronique et de t\u00e9l\u00e9communications de Rennes<\/strong> <\/a>(IETR) of the Institut National des Sciences Appliqu\u00e9es<\/a>\u00a0<\/strong>(INSA) in Rennes.
\nCommon works:<\/strong> Multi-purpose systems: A novel dataflow-based generation and mapping strategy<\/a>,\u00a0 RVC: A Multi-Decoder CAL Composer Tool<\/a>.<\/p>\n
\n<\/a>
\nSCI-STI-MM Multimedia Group<\/a><\/strong>, at the School of Engineering<\/a> <\/strong>of the Ecole polytechnique f\u00e9d\u00e9rale de Lausanne<\/a>\u00a0<\/strong>(EPFL).
\nCommon works:<\/strong> RVC: A Multi-Decoder CAL Composer Tool<\/a>, Automated Design Flow for Multi-Functional Dataflow-Based Platforms<\/a>.<\/p>\n
\n<\/a>
\nSynflow sas<\/a><\/strong>\u00a0(Sophia Antipolis technology park, FR).
\nCommon works: <\/strong>Multi-purpose systems: A novel dataflow-based generation and mapping strategy<\/a>.<\/p>\n
\n<\/a>
\nAdvanced Learning and Research Institute<\/a><\/strong> (ALaRI), of the\u00a0Universit\u00e0 della Svizzera Italiana<\/a><\/strong>.
\nCommon works: <\/strong>Adaptable AES Implementation with Power-Gating Support<\/a>.<\/p>\n
\n