

ACM International Conference on Computing Frontiers 2016

Power and Clock Gating Modelling in Coarse Grained Reconfigurable Systems



Tiziana Fanni, Carlo Sau, Paolo Meloni and Luigi Raffo University of Cagliari - Dept. of Electrical and Electronics Eng. (tiziana.fanni, carlo.sau, paolo.meloni, luigi)@diee.unica.it

Francesca Palumbo University of Sassari - PolComIng Information Engineering Unit fpalumbo@uniss.it

The research leading to these results has received funding from RPCT (L.R. 7/2007, CRP-18324) project.

Abstract

In the context of Coarse Grained Reconfigurable systems we propose a way to model power and clock gating costs based on the parameters of the baseline CGR system. The proposed flow guides designers towards optimal implementations, saving designer effort and time. The model is assessed by adopting a reconfigurable core for FFT targeting an ASIC 90 nm technology.

Coarse Grained Reconfigurable (CGR) Systems

CGR systems offer high-performance and flexibility. However their efficient design is complex and they may require large power consumption due to the fact that not all the resources are involved in the computation.





Multi-Dataflow Composer Tool

Multi-Dataflow Composer (MDC) tool lhe provides automatic datapath merging starting from different Dataflow Descriptions (DDs). It identifies the minimum set of Functional Units (FUs) always active together, called Logic Regions (LRs), and blindly applies to all of them: **CG**: by inserting a CG cell for each LR. **PG**: by inserting all the necessary PG logic.

To save both dynamic and static power, Clock Gating (CG) and **Power Gating** (**PG**) can be respectively used. While all the main commercial synthesizers apply automatic CG, they do not provide automatic PG methodologies.

- sleep transistors to switch on/off the power supply.
- isolation cells to avoid the transmission of spurious signals in input to the normally-on cells.
- state retention logic to maintain the internal state of the gated region.

http://sites.unica.it/rpct/

P_{ON}(LRi): power consumption **inside** considered region.



Parameters Specification



Ext_Over(LRi): power consumption due to the **Power Gating model.** additional logic inserted **outside** the region. $P(LR_i) = P_{ON}(LR_i) + Ext _Over(LR_i) =$ $= \sum [P(cmb) + P(RC) * \#rtn + P(reg) * (\#reg - \#rtn) / \#reg] * T_{iON} +$ $actors \in LR_i$ + $[P(ISO_{ON})*\#iso*T_{iON} + P(ISO_{OFF})*\#iso*T_{iOFF}] +$ + $[P(Contr_{ON}) * T_{iON} + P(Contr_{OFF}) * T_{iOFF}] +$ Term not present in the + $[P(CG_{ON}) * T_{iON} + P(CG_{OFF}) * T_{iOFF}]$

Power Estimation Model.

activation time of LRs. Sbox_ Sbox LRs Sbox

2	β	X	X	1	LR2, LR3
3	γ	1	1	0	LR2, LR4, LR5

0

ID net

α



Technological parameters The targeted technology decides the ratio between the two power consumption terms. As transistors get smaller the contribution of the static contribute gets larger and not negligible anymore.



+[$P(CG_{ON})*T_{iON}+P(CG_{OFF})*T_{iOFF}$]

Clock Gating model. $P(LR_i) = P_{ON}(LR_i) + Ext _Over(LR_i) =$ $= \sum_{actors \in IP} [P(cmb) + P(reg) * T_{iON}] -$

actors $\in LR_i$

static estimation model of clock gated designs!

Standard Cost	Overhead		
Combinational	Retention Cells		
Logic	Isolation Cells		
Sequential	Power Controller		
Logic	Clock Gating Cells		

Power Estimation Flow

LR1, LR2, LR4





Methodology Assessment on ASIC



To assess the efficiency of the proposed model we compare different designs:

Base	PG_full	CG_full	PG_1: area_th 5%		PG_2_ area_th 10%	
All LRs ON	All LRs power gated	All LRs clock gated	PG LRs: 1, 3, 7	CG LRs: 2, 8	PG LRs: 1, 3	CG LRs: 2, 8,7
Power Consumption						



Histograms report results for the different designs. PG_1 has the best tradeoff ■ Full PG (+3.45%) between power saving area and Full CG (+0.05%) overhead. Full CG PG_1 (+2.17%) is saves larger PG_2 (+1.96%) dynamic power but has less benefit in terms of total power consumption.

Advantage of the Proposed Approach

The proposed approach requires uniquely one synthesis and n different simulations. Without the proposed models, the identification of the most convenient PDs to be switched off: 1) to implement one power gated and one clock gated design for each PD, and 2) to compare them with respect to the baseline CGR.