

2014 IEEE International Workshop on **Signal Processing Systems**

October 20 – 22 2014, Belfast, UK

SIPS 2014





Carlo Sau and Luigi Raffo
Università degli Studi di Cagliari
DIEE – Dept. of Electrical and Electronics Eng.
EOLAB - Microelectronics and Bioeng. Lab.

Francesca Palumbo
Università degli Studi di Sassari
PolComIng – Information
Engineering Unit



Power-Awareness in Coarse-Grained Reconfigurable Designs: a Dataflow Based Strategy



OUTLINE

- Introduction
 - Problem statement
 - Background
 - The power issue
- Automatic Power-Awareness Strategies
 - Baseline Multi-Dataflow Composer
 - Static Power: Structural Optimization
 - Dynamic Power: Behavior Optimization
- Performance Assessment
 - Design Under Test
 - Structural Evaluation
 - Behavior Evaluation
- Final Remarks and Future Directions

OUTLINE

- Introduction
 - Problem statement
 - Background
 - The power issue
- Automatic Power-Awareness Strategies
 - Baseline Multi-Dataflow Composer
 - Static Power: Structural Optimization
 - Dynamic Power: Behavior Optimization
- Performance Assessment
 - Design Under Test
 - Structural Evaluation
 - Behavior Evaluation
- Final Remarks and Future Directions

PROBLEM STATEMENT

CONSUMER NEEDS:

- **HIGH PERFORMANCES** real time applications:
 - Media players, video calling...
- **UP-TO-DATE SOLUTIONS**
 - Support for the last audio/video codecs, file formats...
- **MORE INTEGRATED FEATURES** in mobile devices:
 - MP3, Camera, Video, GPS...
- **LONG BATTERY LIFE**
 - Convenient form factor, affordable price...



PROBLEM STATEMENT

CONSUMER NEEDS:

- **HIGH PERFORMANCES** real time applications:
 - Media players, video calling...
- **UP-TO-DATE SOLUTIONS**
 - Support for the last audio/video codecs, file formats...
- **MORE INTEGRATED FEATURES** in mobile devices:
 - MP3, Camera, Video, GPS...
- **LONG BATTERY LIFE**
 - Convenient form factor, affordable price...




POSSIBLE SOLUTION:

- **DATAFLOW MODEL OF COMPUTATION**
 - Modularity and parallelism → **EASIER INTEGRATION AND FAVOURED RE-USABILITY**
- **COARSE-GRAINED RECONFIGURABILITY**
 - Flexibility and resource sharing → **MULTI-APPLICATION PORTABLE DEVICES**

BACKGROUND

DATAFLOW FORMALISM

- Directed graph of **actors** (functional units).
- Actors exchange **tokens** (data packets) through dedicated channels.




CHARACTERISTICS

- Explicit the intrinsic application **parallelism**.
- Modularity favours model **long-term adaptivity**.

BACKGROUND

DATAFLOW FORMALISM

- Directed graph of **actors** (functional units).
- Actors exchange **tokens** (data packets) through dedicated channels.



CHARACTERISTICS

- Explicit the intrinsic application **parallelism**.
- Modularity favours model **long-term adaptivity**.

ADOPTED MODEL:
DPN RVC-CAL
compliant
(.xdf, .cal)


BACKGROUND

FINE- GRAINED (FG) RECONFIGURATION

- High flexibility bit-level reconfiguration
- Slow and memory expensive configuration phase
- Suitable for applications with high control flow

COARSE-GRAINED (CG) RECONFIGURATION


- Medium flexibility word-level reconfiguration
- Fast configuration phase
- Suitable for applications with high level of instruction/data parallelism



	FG	CG
	Bit-level	Word-level
Flexibility	😊	😐
Reconf. Speed	😐	😊
Config. Storage	😞	😐


BACKGROUND

RVC-Cal Dataflow Description (DPN)




1:1

Coarse Grained HardwarePlatform




RVC-Cal Dataflow Descriptions (DPNs)




2:1

Coarse Grained Reconfigurable HardwarePlatform




THE POWER ISSUE

Static Power Significant at 90 nm




International
Technology Roadmap
for Semiconductors
(ITRS) 2001, 2002.
Courtesy: Moore's Law
Meets Static Power,
Computer, December 2003,
IEEE Computer Society

THE POWER ISSUE



Modern systems need to take into consideration both **STATIC AND DYNAMIC POWER** since the **EARLY STAGES** of the design flow (architectural level)




Courtesy: Moore's Law Meets Static Power, Computer, December 2003, IEEE Computer Society


OUTLINE

- Introduction
 - Problem statement
 - Background
 - The power issue
- Automatic Power-Awareness Strategies
 - Baseline Multi-Dataflow Composer
 - Static Power Management: Structural Optimization
 - Dynamic Power Management: Behavior Optimization
- Performance Assessment
 - Design Under Test
 - Structural Evaluation
 - Behavior Evaluation
- Final Remarks and Future Directions


BASELINE MULTI-DATAFLOW COMPOSER




BASELINE MULTI-DATAFLOW COMPOSER




BASELINE MULTI-DATAFLOW COMPOSER




BASELINE MULTI-DATAFLOW COMPOSER





BASELINE MULTI-DATAFLOW COMPOSER




BASELINE MULTI-DATAFLOW COMPOSER




STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION





STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION





STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION




STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION





STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION





STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION



STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION





STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION





**longest
chain
2 SBoxes**

STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION





longest
chain
2 SBoxes


STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION




STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION



STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION



TRADEOFF between **POWER** consumption and system performances in terms of maximum achievable **FREQUENCY**




STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION




STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION


DPN




STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION



STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION



STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION



STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION

AREA/PWR

FEEDBACK

$$DPN = \langle V, E \rangle \quad v_i \in V = \text{vertices}$$

$$e_i \in E = \text{edges}$$

$$a_i = \text{AREA}(v_i) \quad p_i = \text{PWR}(v_i)$$

$$\text{AREA}(DPN) = \sum_i a_i \quad \text{PWR}(DPN) = \sum_i p_i$$

$$CP_k = CP(DPN_k) = \text{critical path input DPN } k$$

$$\Delta(CP) = \sum CP_{sbox}$$

$$CP = \max(\Delta(CP), \max(CP_k))$$

$$FREQ(DPN) = \frac{1}{CP}$$


FREQ

AREA


PWR

FREQ



STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION




STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION





STATIC POWER MANAGEMENT: STRUCTURAL OPTIMIZATION





DYNAMIC POWER MANAGEMENT: BEHAVIORAL OPTIMIZATION




DYNAMIC POWER MANAGEMENT: BEHAVIORAL OPTIMIZATION





DYNAMIC POWER MANAGEMENT: BEHAVIORAL OPTIMIZATION




DYNAMIC POWER MANAGEMENT: BEHAVIORAL OPTIMIZATION




DYNAMIC POWER MANAGEMENT: BEHAVIORAL OPTIMIZATION




DYNAMIC POWER MANAGEMENT: BEHAVIORAL OPTIMIZATION




DYNAMIC POWER MANAGEMENT: BEHAVIORAL OPTIMIZATION





POWER WASTING due to the **RESOURCES** that are **NOT INVOLVED** in the current computation




DYNAMIC POWER MANAGEMENT: BEHAVIORAL OPTIMIZATION




DYNAMIC POWER MANAGEMENT: BEHAVIORAL OPTIMIZATION




DYNAMIC POWER MANAGEMENT: BEHAVIORAL OPTIMIZATION




DYNAMIC POWER MANAGEMENT: BEHAVIORAL OPTIMIZATION




DYNAMIC POWER MANAGEMENT: BEHAVIORAL OPTIMIZATION




DYNAMIC POWER MANAGEMENT: BEHAVIORAL OPTIMIZATION




DYNAMIC POWER MANAGEMENT: BEHAVIORAL OPTIMIZATION



DYNAMIC POWER MANAGEMENT: BEHAVIORAL OPTIMIZATION



DYNAMIC POWER MANAGEMENT: BEHAVIORAL OPTIMIZATION




OUTLINE

- Introduction
 - Problem statement
 - Background
 - The power issue
- Automatic Power-Awareness Strategies
 - Baseline Multi-Dataflow Composer
 - Static Power: Structural Optimization
 - Dynamic Power: Behavior Optimization
- Performance Assessment
 - Design Under Test
 - Structural Evaluation
 - Behavior Evaluation
- Final Remarks and Future Directions


DESIGN UNDER TEST

APPLICATION	# KERNEL	# ACTORS	# SBOXES
zoom	7	87	54






DESIGN UNDER TEST

APPLICATION	# KERNEL	# ACTORS	# SBOXES
zoom	7	87	54



STRUCTURAL EVALUATION


Synthesis trials have been performed through the Cadence SOC Encounter synthesizer targeting a 90 nm CMOS technology.





[MS: Merged Specifications]

STRUCTURAL EVALUATION

Synthesis trials have been performed through the Cadence SOC Encounter synthesizer targeting a 90 nm CMOS technology.




**POWER OPTIMAL (TOP.p):
all merged**



[MS: Merged Specifications]



STRUCTURAL EVALUATION

Synthesis trials have been performed through the Cadence SOC Encounter synthesizer targeting a 90 nm CMOS technology.



FREQ OPTIMAL (TOP.f):
 5 over 7 merged


POWER OPTIMAL (TOP.p):
 all merged



[MS: Merged Specifications]

STRUCTURAL EVALUATION

Synthesis trials have been performed through the Cadence SOC Encounter synthesizer targeting a 90 nm CMOS technology.



DESIGN	STATIC POWER ESTIMATION [mW]	STATIC POWER MEASURE [mW]	ESTIMATION ERROR
TOP.f	30.175	29.650	1.77%
TOP.p	25.833	25.716	0.45%
TOP.p vs TOP.f	-13.75%	-14.39%	7.78%

BEHAVIORAL EVALUATION

Synthesis trials have been performed through the Cadence SOC Encounter synthesizer targeting a 90 nm CMOS technology.

DESIGN	# of LRs	NOCG AREA [μm^2]	CG AREA [μm^2]	CG vs NOCG
TOP.f	9	135819	136076	+0.19%
TOP.p	13	124026	124579	+0.25%
TOP.p vs TOP.f	+44.44%	-8.68%	-8.45%	+31.58%

NOCG = without clock gating implementation

AUTO = with the synthesizer automatic register-level clock gating implementation

CG = with the proposed high-level clock gating implementation

BEHAVIORAL EVALUATION

Synthesis trials have been performed through the Cadence SOC Encounter synthesizer targeting a 90 nm CMOS technology.

DESIGN	# of LRs	NOCG AREA [μm^2]	CG AREA [μm^2]	CG vs NOCG
TOP.f	9	135819	136076	+0.19%
TOP.p	13	124026	124579	+0.25%
TOP.p vs TOP.f	+44.44%	-8.68%	-8.45%	+31.58%

DESIGN	DYNAMIC POWER	
	CG vs NOCG	CG vs AUTO
TOP.f	-74.86%	-69.06%
TOP.p	-71.30%	-63.75%
TOP.p vs TOP.f	-13.75%	-14.39%

NOCG = without clock gating implementation

AUTO = with the synthesizer automatic register-level clock gating implementation

CG = with the proposed high-level clock gating implementation

OUTLINE

- Introduction
 - Problem statement
 - Background
 - The power issue
- Automatic Power-Awareness Strategies
 - Baseline Multi-Dataflow Composer
 - Static Power: Structural Optimization
 - Dynamic Power: Behavior Optimization
- Performance Assessment
 - Design Under Test
 - Structural Evaluation
 - Behavior Evaluation
- Final Remarks and Future Directions

FINAL REMARKS AND FUTURE DIRECTIONS

- Power consumption management is a challenging issue in modern embedded system designs

FINAL REMARKS AND FUTURE DIRECTIONS

- Power consumption management is a challenging issue in modern embedded system designs
- The Multi-Dataflow Composer aims at:
 - Implementing coarse-grained multi-functional devices
 - Providing efficient power-aware architectures

FINAL REMARKS AND FUTURE DIRECTIONS

- Power consumption management is a challenging issue in modern embedded system designs
- The Multi-Dataflow Composer aims at:
 - Implementing coarse-grained multi-functional devices
 - Providing efficient power-aware architectures
- MDC now integrates high-level power aware strategies reducing both static and dynamic power consumption

FINAL REMARKS AND FUTURE DIRECTIONS

- Power consumption management is a challenging issue in modern embedded system designs
- The Multi-Dataflow Composer aims at:
 - Implementing coarse-grained multi-functional devices
 - Providing efficient power-aware architectures
- MDC now integrates high-level power aware strategies reducing both static and dynamic power consumption
- Future developments
 - Power gating on different logic regions
 - Improvements in the estimation models
 - Heuristic for the profiler design space exploration

ACKNOWLEDGEMENTS

The research leading to these results has received funding from:



- the Region of Sardinia L.R.7/2007 under grant agreement CRP-18324 [RPCT Project].



- the Region of Sardinia, Young Researchers Grant, POR Sardegna FSE 2007-2013, L.R.7/2007 "Promotion of the scientific research and technological innovation in Sardinia"

2014 IEEE International Workshop on Signal Processing Systems

October 20 – 22 2014, Belfast, UK

SIPS 2014

Carlo Sau

Università degli Studi di Cagliari

DIEE – Dept. of Electrical and Electronics Eng.

EOLAB - Microelectronics and Bioeng. Lab.



Power-Awareness in Coarse-Grained Reconfigurable Designs: a Dataflow Based Strategy

QUESTIONS

