



Tiziana Fanni, Carlo Sau and Luigi Raffo

Università degli Studi di Cagliari

DIEE – Dept. of Electrical and Electronics Eng.

EOLAB - Microelectronics and Bioeng. Lab.




Francesca Palumbo
Università degli Studi di Sassari
PolComIng
Information Engineering Unit




Automated Power Gating Methodology for Dataflow-Based Reconfigurable Systems



ACM International Conference on
Computing Frontiers 2015
May 18 – 21 2015, Ischia, Italy




Outline



- Introduction
 - Increasing Complexity
 - Problem Statement
- Background
 - Dataflow Model of Computation
 - Coarse-Grained Reconfiguration: Multi-Dataflow Composer Tool - MDC
 - Power Management
- Automated Power Gating Strategy
 - Logic Regions Identification
 - Power Gating Implementation
- Performance Assessment
 - Design Under Test
 - Experimental Results
- Final Remarks and Future Directions

Outline




- Introduction
 - Increasing Complexity
 - Problem Statement
- Background
 - Dataflow Model of Computation
 - Coarse-Grained Reconfiguration: Multi-Dataflow Composer Tool - MDC
 - Power Management
- Automated Power Gating Strategy
 - Logic Regions Identification
 - Power Gating Implementation
- Performance Assessment
 - Design Under Test
 - Experimental Results
- Final Remarks and Future Directions

Introduction

Increasing Complexity

Platform Convergence and the Dawn of Trans-Media Channels © Gary Hayes 2010

An updated chart (and post/article) looking at the evolution of key platforms towards a convergent device on which transmedia becomes more about service and channel switching than crossing devices or platforms




Introduction

Increasing Complexity

10 years ago => 1 h battery life



Introduction




Increasing Complexity

10 years ago => 1 h battery life
5 years => medium-length flight
today => Rome-New York ☺



Introduction



Increasing Complexity


10 years ago => 1 h battery life
5 years => medium-length flight
today => Rome-New York ☺



MP3 player: more songs than power-life ☹



Introduction




Problem Statement

Consumers need:

- Integrated complex and fancy resource-intensive applications
- Long battery life



Introduction



Problem Statement

Consumers need:


- **Integrated complex and fancy resource-intensive applications**
- Long battery life

Possible solutions:

- **Dataflow Model of Computation**
 - Modularity and parallelism → **INTEGRATION AND RE-USABILITY**
- **Coarse-grained reconfiguration**
 - Flexibility and resource sharing → **MULTI-APPLICATION PORTABLE DEVICES**



Introduction



Problem Statement

Consumers need:

- **Integrated complex and fancy resource-intensive applications**
- **Long battery life**




Possible solutions:

- **Dataflow Model of Computation**
 - Modularity and parallelism → **INTEGRATION AND RE-USABILITY**
- **Coarse-grained reconfiguration**
 - Flexibility and resource sharing → **MULTI-APPLICATION PORTABLE DEVICES**

Technology limitation:

- **Battery technology is not evolving fast enough**
 - Need to **MANAGE POWER CONSUMPTION**

Outline



- Introduction
 - Increasing Complexity
 - Problem Statement
- Background
 - Dataflow Model of Computation
 - Coarse-Grained Reconfiguration: Multi-Dataflow Composer Tool - MDC
 - Power Management
- Automated Power Gating Strategy
 - Logic Regions Identification
 - Power Gating Implementation
- Performance Assessment
 - Design Under Test
 - Experimental Results
- Final Remarks and Future Directions

Background


Dataflow Model of Computation

DATAFLOW FORMALISM

- Directed graph of **actors** (functional units).
- Actors exchange **tokens** (data packets) through dedicated channels

CHARACTERISTICS

- Explicit the intrinsic application **parallelism**.
- **Modularity** favours model **re-usability/adaptivity**.



Background


Dataflow Model of Computation

DATAFLOW FORMALISM

- Directed graph of **actors** (functional units).
- Actors exchange **tokens** (data packets) through dedicated channels

CHARACTERISTICS

- Explicit the intrinsic application **parallelism**.
- **Modularity** favours model **re-usability/adaptivity**.



Background

Dataflow Model of Computation

DATAFLOW FORMALISM


- Directed graph of **actors** (functional units).
- Actors exchange **tokens** (data packets) through dedicated channels

CHARACTERISTICS

- Explicit the intrinsic application **parallelism**.
- **Modularity** favours model **re-usability/adaptivity**.

MPEG RVC-CAL

- ISO/IEC 23001-4 (or MPEG-B pt. 4) [2009]: formalism definition.
- ISO/IEC 23002-4 (or MPEG-C pt. 4)[2010]: Video Tool Library.




Background

Coarse-Grained Reconfiguration: Multi-Dataflow Composer Tool - MDC







Background

Coarse-Grained Reconfiguration: *Multi-Dataflow Composer Tool - MDC*




Background

Coarse-Grained Reconfiguration: *Multi-Dataflow Composer Tool - MDC*




Background

Coarse-Grained Reconfiguration: *Multi-Dataflow Composer Tool - MDC*



Background


Coarse-Grained Reconfiguration: *Multi-Dataflow Composer Tool - MDC*




Background

Power Management: Power Issue

Power consumption = Dynamic power + Static power



Background



Power Management: Power Issue

Power consumption = Dynamic power + Static power

- **Dynamic:**

Background

Power Management: Power Issue

Power consumption = Dynamic power + Static power

- **Dynamic:**

- **Short-circuit:** when the output line of a transistor is switching, there is a period of time when both the PMOS and the NMOS transistors are on ($I \cdot V \cdot f$)
- **Switching power:** due to the charging and discharging of the load capacitance when logic transitions occur (determined by the formula $C \cdot V^2 \cdot f$).


Background

Power Management: Power Issue

Power consumption = Dynamic power + Static power

- **Dynamic:**
 - **Short-circuit:** when the output line of a transistor is switching, there is a period of time when both the PMOS and the NMOS transistors are on ($I \cdot V \cdot f$)
 - **Switching power:** due to the charging and discharging of the load capacitance when logic transitions occur (determined by the formula $C \cdot V^2 \cdot f$).
- **Static:** due to the **leakage current**, present when the circuit is not switching.
 - Do not depend on switching and operating frequency.

Background



Power Management: Power Issue


Power consumption = Dynamic power + Static power

- **Dynamic:**
 - **Short-circuit:** when the output line of a transistor is switching, there is a period of time when both the PMOS and the NMOS transistors are on ($I \cdot V \cdot f$)
 - **Switching power:** due to the charging and discharging of the load capacitance when logic transitions occur (determined by the formula $C \cdot V^2 \cdot f$).
- **Static:** due to the **leakage current**, present when the circuit is not switching.
 - Do not depend on switching and operating frequency.
 - As transistors get smaller, their channel lengths become shorter and leakage currents increase.

Background

Power Management: Power Issue

Static Power Significant at 90 nm



Background

Power Management: Main Power Saving Methodologies

Dynamic Power

- Clock gating
- Variable frequency
- Voltage islands
- Multi power supply
- DVFs

Leakage Power

- Multi-threshold dev.
- Power gating
- Back (substrate) bias
- Multi-oxide devices
- SOI CMOS

Background

Power Management: Main Power Saving Methodologies

Dynamic Power

Clock gating

Variable frequency

Voltage islands

Multi power supply

DVFs

Leakage Power

Multi-threshold dev.

Power gating

Back (substrate) bias

Multi-oxide devices

SOI CMOS

Background

Power Management: Main Power Saving Methodologies

Dynamic Power

Clock gating

Variable frequency

Voltage islands

Multi power supply

DVFs

Leakage Power

Multi-threshold dev.

Power gating

Back (substrate) bias

Multi-oxide devices

SOI CMOS

cadence™

SYNOPSYS®

Background

Power Management: Main Power Saving Methodologies

Dynamic Power

Clock gating

Variable frequency

Voltage islands

Multi power supply

DVFs

Leakage Power


Multi-threshold dev.

Power gating

Back (substrate) bias

Multi-oxide devices

SOI CMOS



Background

Power Management: Main Power Saving Methodologies

Dynamic Power

Clock gating

Variable frequency

Voltage islands

Multi power supply

DVFs

Leakage Power


Multi-threshold dev.

Power gating

Back (substrate) bias

Multi-oxide devices

SOI CMOS



Xronos HLS Tool
coarse-grained
clock gating



Background

Power Management: Main Power Saving Methodologies

Dynamic Power

Clock gating

Variable frequency

Voltage islands

Multi power supply

DVFs

Leakage Power


Multi-threshold dev.

Power gating

Back (substrate) bias

Multi-oxide devices

SOI CMOS



Xronos HLS Tool
coarse-grained
clock gating



MDC Tool
multi-dataflow
logic clock regions



Background

Power Management: Main Power Saving Methodologies

Dynamic Power

Clock gating

Variable frequency

Voltage islands

Multi power supply

DVFs

Leakage Power


Multi-threshold dev.

Power gating

Back (substrate) bias

Multi-oxide devices

SOI CMOS



Xronos HLS Tool
coarse-grained
clock gating




MDC Tool
multi-dataflow
logic clock regions



Background

Power Management: Power Gating Technique


Switch off the power supply of design portions not involved in current computation.




Background

Power Management: Power Gating Technique

Switch off the power supply of design portions not involved in current computation.




Background



Power Management: Power Gating Technique

Switch off the power supply of design portions not involved in current computation.




Background

Power Management: Power Gating Technique

Switch off the power supply of design portions not involved in current computation.


Background



Power Management: Power Gating Technique

Switch off the power supply of design portions not involved in current computation.

- **Sleep transistors** : to switch on and off power supply.




Power Switch-Off Cell

Background

Power Management: Power Gating Technique

Switch off the power supply of design portions not involved in current computation.

- **Sleep transistors** : to switch on and off power supply.
- **Isolation logic**: to avoid the transmission of spurious signals from gated regions to normally-on cells.




Background

Power Management: Power Gating Technique

Switch off the power supply of design portions not involved in current computation.

- **Sleep transistors** : to switch on and off power supply.
- **Isolation logic**: to avoid the transmission of spurious signals from gated regions to normally-on cells.
- **Retention logic**: to maintain the internal state of gated regions.





Background

Power Management: Power Gating Technique

Switch off the power supply of design portions not involved in current computation.


- **Sleep transistors** : to switch on and off power supply.
- **Isolation logic**: to avoid the transmission of spurious signals from gated regions to normally-on cells.
- **Retention logic**: to maintain the internal state of gated regions.



Background


*Power Management: Common Power Format
Silicon Integration Initiative*

Always-on




Background

*Power Management: Common Power Format
Silicon Integration Initiative*



Always-on




Technology part
#individuate low power cells

Background

*Power Management: Common Power Format
Silicon Integration Initiative*

Always-on



Technology part
#individuate low power cells


Power Intent part
#instantiate low power cells

#more details for
#implementation tools

Background

*Power Management: Common Power Format
Silicon Integration Initiative*

Always-on



Technology part

#individuate low power cells
define_xxx cell

Power Intent part


#instantiate low power cells

#more details for
#implementation tools

Background

*Power Management: Common Power Format
Silicon Integration Initiative*

Always-on



Technology part

#individuate low power cells
define_xxx cell

Power Intent part


#instantiate low power cells
create_xxx_rule

#more details for
#implementation tools

Background

*Power Management: Common Power Format
Silicon Integration Initiative*

Always-on



Technology part

#individuate low power cells
define_xxx cell

Power Intent part


#instantiate low power cells
create_xxx_rule

#more details for
#implementation tools
update_xxx_rule

Background

*Power Management: Common Power Format
Silicon Integration Initiative*

Always-on



Technology part

#individuate low power cells
define_xxx cell

Power Intent part

#instantiate low power cells
create_xxx_rule


#more details for
#implementation tools
update_xxx_rule

Background

*Power Management: Common Power Format
Silicon Integration Initiative*

Always-on

PDdef



```
create_power_domain -name PDdef -default  
create_power_domain -name PD1 -instances {inst_A} \
```

```
create_power_domain -name PD2 -instances {inst_AB} \
```

Technology part

#individuate low power cells
define_xxx cell

Power Intent part

#instantiate low power cells
create_xxx_rule


#more details for
#implementation tools
update_xxx_rule

Background

Power Management: Common Power Format Silicon Integration Initiative

Always-on

PDdef



create_power_domain -name PDdef –default

create_power_domain -name PD1 -instances {inst_A } \ -shutoff_condition {contr/ps01}

create_power_domain -name PD2 -instances {inst_AB} \ -shutoff_condition {contr/ps02}

Technology part

#individuate low power cells
define_xxx cell

Power Intent part

#instantiate low power cells
create_xxx_rule

#more details for


#implementation tools
update_xxx_rule

Background

Power Management: Common Power Format Silicon Integration Initiative

Always-on

PDdef



```
create_isolation_rule -name iso1 -to PD1 \
-isolation_condition {contr/iso1}
create_isolation_rule -name iso2 -to PD2 \
-isolation_condition {contr/iso2}
```

Technology part

#individuate low power cells
define_xxx cell

Power Intent part


#instantiate low power cells
create_xxx_rule

#more details for

#implementation tools
update_xxx_rule

Background

Power Management: Common Power Format Silicon Integration Initiative



```
create_state_retention_rule -name st1 -domain PD1\  
-restore_edge {contr/rstr1} -save_edge {contr/save1}  
create_state_retention_rule -name st2 -domain PD2\  
-restore_edge {contr/rstr2} -save_edge {contr/save2}
```

Technology part

#individuate low power cells
define_xxx cell

Power Intent part

#instantiate low power cells
create_xxx_rule


#more details for
#implementation tools
update_xxx_rule

Background

Power Management: Common Power Format Silicon Integration Initiative

Always-on

PDdef



Inst A

Controller

Vdd

Power Switch

isol

State
Retention

PD1

Inst B

Vdd

Power Switch

isol

State
Retention

PD2

Inst C

```
create_state_retention_rule -name st1 -domain PD1\\
-restore_edge {contr/rstr1} -save_edge {contr/save1}
create_state_retention_rule -name st2 -domain PD2\\
-restore_edge {contr/rstr2} -save_edge {contr/save2}
```

Technology part

#individuate low power cells
define_xxx cell

Power Intent part

#instantiate low power cells
create_xxx_rule

#more details for

#implementation tools

update_xxx_rule


3 Power Domains

Interfaces	Signals
3 create_domain	2 switch-off signals
2 create isolation	2 isolation signals
2 create retention	2 save signals 2 restore signals
TOT: 7 interfaces	TOT: 8 signals

Background

Power Management: Common Power Format

Silicon Integration Initiative



Background

Power Management: Common Power Format

Silicon Integration Initiative

Always

PDde

Example:

Reconfigurable design with **40** Switchable
Power Domains

Inst

Con

creat
-rest
creat
-rest

-restore_edge {contr/rstr2} -save_edge {contr/save2}

cells

cells

als

ff signals

signals

signals

signals

TOT: 7 interfaces

TOT: 8 signals

Background

Power Management: Common Power Format

Silicon Integration Initiative

Always-on

PDde

Example:

Reconfigurable design with **40** Switchable Power Domains

Inst

Need to define switch-off domains, isolation and state retention

$$3 * 40 = \text{120 interfaces}$$

Con

creat
-rest
creat
-restore

_edge {contr/rstr2} -save_edge {contr/save2}

cells

cells

als

ff signals

n signals

gnals

signals

TOT: 7 interfaces

TOT: 8 signals

Background

Power Management: Common Power Format

Silicon Integration Initiative

Always

PDde

Example:

Reconfigurable design with **40** Switchable Power Domains

Inst

Need to define switch-off domains, isolation and state retention

$$3 * 40 = \text{120 interfaces}$$

Con

Create enable signals

$$(1 * \text{switch-off} + 1 * \text{isol} + 2 * \text{rtn}) * 40 = \text{160 signals}$$

creat
-rest
creat
-rest

-restore_edge {contr/rstr2} -save_edge {contr/save2}

TOT: 7 interfaces

TOT: 8 signals

Background

Power Management: Common Power Format

Silicon Integration Initiative

Always-on

PDde

Example:

Reconfigurable design with **40** Switchable Power Domains

cells

cells

NEED AUTOMATIC FLOW

Con

Create enable signals

als

ff signals

signals

signals

signals


$$(1 * \text{switch-off} + 1 * \text{isol} + 2 * \text{rtn}) * 40 = 160 \text{ signals}$$

create
-rest
create
-restore_edge {contr/rstr2} -save_edge {contr/save2}

TOT: 7 interfaces

TOT: 8 signals

Outline



- Introduction
 - Increasing Complexity
 - Problem Statement
- Background
 - Dataflow Model of Computation
 - Coarse-Grained Reconfiguration: Multi-Dataflow Composer Tool - MDC
 - Power Management
- **Automated Power Gating Strategy**
 - Logic Regions Identification
 - Power Gating Implementation
- Performance Assessment
 - Design Under Test
 - Experimental Results
- Final Remarks and Future Directions

Automated Power Gating

Logic Regions Identification


MDC base

New features

Baseline MDC-Tool



Automated Power Gating




Logic Regions Identification

- MDC base
- New features

Dataflow Process
Network

DPNs

Baseline MDC-Tool



Automated Power Gating


Logic Regions Identification

- MDC base
- New features

Dataflow Process
Network




Baseline MDC-Tool



XDF Top

Configuration table

Net	S0	S1
α	0	0
β	0	1
γ	1	Don't care



Automated Power Gating



Logic Regions Identification

- MDC base
- New features

Dataflow Process Network



Baseline MDC-Tool



Automated Power Gating


Logic Regions Identification

- MDC base
- New features

Dataflow Process Network



Baseline MDC-Tool



XDF Top

Configuration table

Net	S0	S1
α	0	0
β	0	1
γ	1	Don't care

in1

A

Sbox_1x2

S0

C

Sbox_1x2

S1

B

out1

out2

out3

Automated Power Gating


Logic Regions Identification

- MDC base
- New features

Dataflow Process Network





Baseline MDC-Tool



XDF Top

Configuration table

Net	S0	S1
α	0	0
β	0	1
γ	1	Don't care



Automated Power Gating


Logic Regions Identification

- MDC base
- New features

Dataflow Process Network





Baseline MDC-Tool



XDF Top

Configuration table

Net	S0	S1
α	0	0
β	0	1
γ	1	Don't care



α	A
β	A, B
γ	A, C

Automated Power Gating


Logic Regions Identification

- MDC base
- New features

Dataflow Process Network




Baseline MDC-Tool



XDF Top

Configuration table

Net	S0	S1
α	0	0
β	0	1
γ	1	Don't care



Sbox_1x2

S0

C

S1

B

out1

out2

out3

A

B

C

	α	β	γ
α	A		
β	A, B		
γ	A, C		

Automated Power Gating


Logic Regions Identification

- MDC base
- New features

Dataflow Process Network



Baseline MDC-Tool



XDF Top

Configuration table

Net	S0	S1
α	0	0
β	0	1
γ	1	Don't care

in1



Sbox_1x2

S0

C

Sbox_1x2

S1

B



out1
out2
out3

A

B

C

B
C

A, C

Automated Power Gating


Logic Regions Identification

- MDC base
- New features

Dataflow Process Network



Baseline MDC-Tool



XDF Top

Configuration table

Net	S0	S1
α	0	0
β	0	1
γ	1	Don't care

in1

A

S0

Sbox_1x2

out1

B

C

out2

out3

Sbox_1x2

S1

B

C

out1

out2

out3

A

C

B

	α	β	γ
α	A		
β	A, B		
γ	A, C		

Automated Power Gating



Logic Regions Identification

- MDC base
- New features

Dataflow Process Network



Baseline MDC-Tool



Automated Power Gating


Logic Regions Identification

- MDC base
- New features

Dataflow Process Network




Baseline MDC-Tool



XDF Top

α	A, So, S1
β	A, B, So, S1
γ	A, C, So



Automated Power Gating


Logic Regions Identification

- MDC base
- New features

Dataflow Process Network




Baseline MDC-Tool



XDF Top

α	A, So, S1
β	A, B, So, S1
γ	A, C, So



Automated Power Gating


Logic Regions Identification

- MDC base
- New features

Dataflow Process Network




Baseline MDC-Tool



XDF Top

α	A, So, S1
β	A, B, So, S1
γ	A, C, So



Automated Power Gating


Logic Regions Identification

MDC base
New features

Dataflow Process Network


DPNs

Baseline MDC-Tool



XDF Top

α	A, So, S1
β	A, B, So, S1
γ	A, C, So



Automated Power Gating


Logic Regions Identification

MDC base
New features

Dataflow Process Network


DPNs

Baseline MDC-Tool




XDF Top

α	A, So, S1
β	A, B, So, S1
γ	A, C, So




Automated Power Gating

Power Gating Implementation




α	A, So, S1
β	A, B, So, S1
γ	A, C, So




Automated Power Gating

Power Gating Implementation




α	A, So, S1
β	A, B, So, S1
γ	A, C, So




Automated Power Gating

Power Gating Implementation




α	A, So, S1
β	A, B, So, S1
γ	A, C, So




Automated Power Gating

Power Gating Implementation




Automated Power Gating

Power Gating Implementation




α	A, So, S1
β	A, B, So, S1
γ	A, C, So




Automated Power Gating

Power Gating Implementation




Network	Power Modes	Power Domains
α	PM1	PD1, PD4
β	PM2	PD1, PD2, PD4
γ	PM3	PD1, PD3

α	A, So, S1
β	A, B, So, S1
γ	A, C, So



Outline




- Introduction
 - Increasing Complexity
 - Problem Statement
- Background
 - Dataflow Model of Computation
 - Coarse-Grained Reconfiguration: Multi-Dataflow Composer Tool - MDC
 - Power Management
- Automated Power Gating Strategy
 - Logic Regions Identification
 - Power Gating Implementation
- Performance Assessment
 - Design Under Test
 - Experimental Results
- Final Remarks and Future Directions

Performance Assessment

Design Under Test: ASIC 90nm technology


APPLICATION	# KERNEL	#ACTORS	# SBOXES	#PDs
zoom	7	33	51	19



Performance Assessment

Design Under Test: ASIC 90nm technology

APPLICATION	# KERNEL	#ACTORS	# SBOXES	#PDs
zoom	7	33	51	19




DPN	#ACTORS	#PDs	#OCC
Min-Max	1	7	1050
Abs	1	7	3150
Sbwlable	17	10	2722
Median	9	7	1069
Chgb	7	9	3072
Cubic	10	6	1070
Cubic_Conv	6	7	408

Performance Assessment

Design Under Test: ASIC 90nm technology

APPLICATION	# KERNEL	#ACTORS	# SBOXES	#PDs
zoom	7	33	51	19



DPN	#ACTORS	#PDs	#OCC
Min-Max	1	7	1050
Abs	1	7	3150
Sbwlable	17	10	2722
Median	9	7	1069
Chgb	7	9	3072
Cubic	10	6	1070
Cubic_Conv	6	7	408

Performance Assessment

Experimental Results: single kernels result

DPN	#ACTORS	#PDs	#OCC
Min-Max	1	7	1050
Abs	1	7	3150
Sbwlable	17	10	2722
Median	9	7	1069
Chgb	7	9	3072
Cubic	10	6	1070
Cubic_Conv	6	7	408

Performance Assessment

Experimental Results: single kernels result

Zoom → MDC baseline


Zoom_cg → MDC clock gating methodology

Zoom_pg → proposed power gating methodology

DPN	#ACTORS	#PDs	#OCC
Min-Max	1	7	1050
Abs	1	7	3150
Sbwlabel	17	10	2722
Median	9	7	1069
Chgb	7	9	3072
Cubic	10	6	1070
Cubic_Conv	6	7	408


Performance Assessment

Experimental Results: single kernels result




Performance Assessment

Experimental Results: single kernels result




Performance Assessment

Experimental Results: single kernels result




Performance Assessment

Experimental Results: single kernels result




Performance Assessment

Experimental Results: single kernels result





Performance Assessment

Experimental Results: single kernels result



Performance Assessment



Experimental Results: single kernels result



DPN	#ACTORS	#PDs	#OCC
Min-Max	1	7	1050
Abs	1	7	3150
Sbwlabel	17	10	2722
Median	9	7	1069
Chgb	7	9	3072
Cubic	10	6	1070
Cubic_Conv	6	7	408

Performance Assessment


Experimental Results: single kernels result



DPN	#ACTORS	#PDs	#OCC
Min-Max	1	7	1050
Abs	1	7	3150
Sbwlabel	17	10	2722
Median	9	7	1069
Chgb	7	9	3072
Cubic	10	6	1070
Cubic_Conv	6	7	408

Performance Assessment

Experimental Results: single kernels result



**More than 50%
of the design is
ACTIVE**

DPN	#ACTORS	#PDs	#OCC
Min-Max	1	7	1050
Abs	1	7	3150
Sbwlabel	17	10	2722
Median	9	7	1069
Chgb	7	9	3072
Cubic	10	6	1070
Cubic_Conv	6	7	408

Performance Assessment

Experimental Results: general results

DESIGN	AREA		POWER	
	[μm^2]	%	[μW]	%
Zoom	118271	-----	5610	-----
Zoom_cg	118695	+0.36	1557	-72.25
Zoom_pg	224293	+89.9	2176	-61.21

cg = with the MDC high-level clock gating

pg= with the proposed high-level power gating

Performance Assessment

Experimental Results: general results

DESIGN	AREA		POWER	
	[μm ²]	%	[μW]	%
Zoom	118271	-----	5610	-----
Zoom_cg	118695	+0.36	1557	-72.25
Zoom_pg	224293	+89.9	2176	-61.21

Area + 89.9% 😞

cg = with the MDC high-level clock gating

pg= with the proposed high-level power gating

Performance Assessment

Experimental Results: general results

DESIGN	AREA		POWER	
	[μm ²]	%	[μW]	%
Zoom	118271	-----	5610	-----
Zoom_cg	118695	+0.36	1557	-72.25
Zoom_pg	224293	+89.9	2176	-61.21

Area +89.9% 😞

Power -61.21% 😊

cg = with the MDC high-level clock gating

pg= with the proposed high-level power gating

Performance Assessment

Experimental Results: general results

DESIGN	AREA		POWER	
	[μm^2]	%	[μW]	%
Zoom	118271	----	5610	----
Zoom_cg	118695	+0.36	1557	-72.25
Zoom_pg	224293	+89.9	2176	-61.21

Area + 89.9% 😞

Power -61.21% 😊

Saving pg < Saving cg 😕?

cg = with the MDC high-level clock gating

pg= with the proposed high-level power gating

Performance Assessment

Experimental Results: general results

DESIGN	AREA		POWER	
	[μm ²]	%	[μW]	%
Zoom	118271	-----	5610	-----
Zoom_cg	118695	+0.36	1557	-72.25
Zoom_pg	224293	+89.9	2176	-61.21

cg = with the MDC high-level clock gating

pg= with the proposed high-level power gating

Area + 89.9% 😞

Power -61.21% 😊

Saving pg < Saving cg 😕?

Static << Dynamic !

Performance Assessment

Experimental Results: general results

DESIGN	AREA		POWER	
	[μm^2]	%	[μW]	%
Zoom	118271	----	5610	----
Zoom_cg	118695	+0.36	1557	-72.25
Zoom_pg	224293	+89.9	2176	-61.21

cg = with the MDC high-level clock gating

pg= with the proposed high-level power gating

Area + 89.9% 😞

Power -61.21% 😊

Saving pg < Saving cg 😕?

Static << Dynamic !

Data Dependent !

Performance Assessment

Experimental Results: general results

DESIGN	AREA		POWER	
	[μm^2]	%	[μW]	%
Zoom	118271	----	5610	----
Zoom_cg	118695	+0.36	1557	-72.25
Zoom_pg	224293	+89.9	2176	-61.21

cg = with the MDC high-level clock gating

pg= with the proposed high-level power gating

Area + 89.9% 😞

Power -61.21% 😊

Saving pg < Saving cg 😐?

Static << Dynamic !

Data Dependent !

A different example!

DPN	#ACTORS	#OCC	#OCC
Min-Max	1	1050	341
Abs	1	3150	15142
Sbwlable	17	2722	1496
Median	9	1069	1253
Chgb	7	3072	70045
Cubic	10	1070	966
Cubic_Conv	6	408	3072

Performance Assessment

Experimental Results: general results

DESIGN	AREA		POWER	
	[μm ²]	%	[μW]	%
Zoom	118271	----	5610	----
Zoom_cg	118695	+0.36	1557	-72.25
Zoom_pg	224293	+89.9	2176	-61.21

cg = with the MDC high-level clock gating

pg= with the proposed high-level power gating

New Zoom Test

DESIGN	POWER	
	[μW]	%
Zoom	5544	----
Zoom_cg	581	-89.51
Zoom_pg	400	-92.77



Area + 89.9% 😞
Power -61.21% 😊
Saving pg < Saving cg 😐?
Static << Dynamic !
Data Dependent !
A different example!

DPN	#ACTORS	#OCC	#OCC
Min-Max	1	1050	341
Abs	1	3150	15142
Sbwlable	17	2722	1496
Median	9	1069	1253
Chgb	7	3072	70045
Cubic	10	1070	966
Cubic_Conv	6	408	3072

Performance Assessment

Experimental Results: general results

DESIGN	AREA		POWER	
	[μm^2]	%	[μW]	%
Zoom	118271	----	5610	----
Zoom_cg	118695	+0.36	1557	-72.25
Zoom_pg	224293	+89.9	2176	-61.21

Area + 89.9% 😟
Power -61.21% 😊
Saving pg < Saving cg 😐?
Static << Dynamic !
Data Dependent !


Carefully choose the strategy to implement according to the overall scenario characteristics.

Zoom_cg	581	-89.51
Zoom_pg	400	-92.77



Cubic	10	1070	966
Cubic_Conv	6	408	3072

Outline



- Introduction
 - Increasing Complexity
 - Problem Statement
- Background
 - Dataflow Model of Computation
 - Coarse-Grained Reconfiguration: Multi-Dataflow Composer Tool - MDC
 - Power Management
- Automated Power Gating Strategy
 - Logic Regions Identification
 - Power Gating Implementation
- Performance Assessment
 - Design Under Test
 - Experimental Results
- Final Remarks and Future Directions

Final Remarks and Future Directions

Final Remarks and Future Directions

- Power consumption management is a challenging issue in modern embedded system designs

Final Remarks and Future Directions

- Power consumption management is a challenging issue in modern embedded system designs
- The Multi-Dataflow Composer:
 - implements coarse-grained multi-functional devices
 - provides efficient power-aware architectures

Final Remarks and Future Directions

- Power consumption management is a challenging issue in modern embedded system designs
- The Multi-Dataflow Composer:
 - implements coarse-grained multi-functional devices
 - provides efficient power-aware architectures
- **MDC now integrates high-level power gating strategy**

Final Remarks and Future Directions

- Power consumption management is a challenging issue in modern embedded system designs
- The Multi-Dataflow Composer:
 - implements coarse-grained multi-functional devices
 - provides efficient power-aware architectures
- **MDC now integrates high-level power gating strategy**
- Future developments
 - Early stage PDs profiling


Final Remarks and Future Directions

- Power consumption management is a challenging issue in modern embedded system designs
- The Multi-Dataflow Composer:
 - implements coarse-grained multi-functional devices
 - provides efficient power-aware architectures
- **MDC now integrates high-level power gating strategy**
- Future developments
 - Early stage PDs profiling
 - Power gating on different logic regions (Exclude Sboxes or small actors)

Final Remarks and Future Directions

- Power consumption management is a challenging issue in modern embedded system designs
- The Multi-Dataflow Composer:
 - implements coarse-grained multi-functional devices
 - provides efficient power-aware architectures
- **MDC now integrates high-level power gating strategy**
- Future developments
 - Early stage PDs profiling
 - Power gating on different logic regions (Exclude Sboxes or small actors)
 - Hybrid clock gating/power gating methodology

Acknowledgements



The research leading to these results has received funding from:



- the Region of Sardinia L.R.7/2007 under grant agreement CRP-18324 [RPCT Project].



- the Region of Sardinia, Young Researchers Grant, POR Sardegna FSE 2007-2013, L.R.7/2007 "Promotion of the scientific research and technological innovation in Sardinia"



Tiziana Fanni, Carlo Sau and Luigi Raffo
Università degli Studi di Cagliari

DIEE – Dept. of Electrical and Electronics Eng.
EOLAB - Microelectronics and Bioeng. Lab.




Francesca Palumbo
Università degli Studi di Sassari
PolComIng
Information Engineering Unit



Automated Power Gating Methodology for Dataflow-Based Reconfigurable Systems

QUESTIONS


ACM International Conference on
Computing Frontiers 2015
May 18 – 21 2015, Ischia, Italy



Logic Regions Identification

Computational Actors

Input DPNs




EMPTY MAP

	α	β	γ
S_1			
S_2			
S_3			
S_4			
S_5			

Logic Regions Identification

Computational Actors




EMPTY MAP

	α	β	γ
S_1			
S_2			
S_3			
S_4			
S_5			

	α	β	γ
S_1	1	0	0
S_2			
S_3			
S_4			
S_5			

Logic Regions Identification

Computational Actors



	α	β	γ
S_1			
S_2			
S_3			
S_4			
S_5			

EMPTY MAP


	α	β	γ
S_1	1	0	0
S_2			
S_3			
S_4			
S_5			

	α	β	γ
S_1	1	0	0
S_2			
S_3			
S_4			
S_5			

Logic Regions Identification

Computational Actors


Current DPN = β



	α	β	γ
S_1	1	0	0
S_2	1	1	0
S_3	0	1	0
S_4			
S_5			

Logic Regions Identification

Computational Actors




	α	β	γ
S_1	1	0	0
S_2	1	1	0
S_3	0	1	0
S_4			
S_5			

	α	β	γ
S_1	1	0	0
S_2	1	1	0
S_3	0	1	0
S_4			
S_5			

Logic Regions Identification

Computational Actors




	α	β	γ
S ₁	1	0	0
S ₂	1	1	0
S ₃	0	1	0
S ₄			
S ₅			

	α	β	γ
S ₁	1	0	0
S ₂	1	1	0
S ₃	0	1	0
S ₄			
S ₅			

	α	β	γ
S ₁	1	0	0
S ₂	1	1	1
S ₃	0	1	0
S ₄	1	0	1
S ₅	0	0	1


Logic Regions Identification

Computational Actors



Logic Regions Identification


Sboxes



LR_MAP			
	α	β	γ
LR1	1	0	0
LR2	1	1	1
LR3	0	1	0
LR4	1	0	1
LR5	0	0	1

Logic Regions Identification

Sboxes




LR_MAP			
	α	β	γ
LR1	1	0	0
LR2	1	1	1
LR3	0	1	0
LR4	1	0	1
LR5	0	0	1

C_MAP			
	α	β	γ
SB_0	0	don't care	1
SB_1	0	don't care	1
SB_2	0	1	0

Logic Regions Identification

Sboxes



LR_MAP			
	α	β	γ
LR1	1	0	0
LR2	1	1	1
LR3	0	1	0
LR4	1	0	1
LR5	0	0	1

C_MAP			
	α	β	γ
SB_0	0	don't care	1
SB_1	0	don't care	1
SB_2	0	1	0



SB_MAP			
	α	β	γ
SB_0	1	0	1
SB_1	1	0	1
SB_2	1	1	1


Logic Regions Identification

Sboxes

Logic Regions Identification

Sboxes

Current SBox = SB_0




	α	β	γ
S_1	1	0	0
S_2	1	1	1
S_3	0	1	0
S_4	1	0	1
S_5	0	0	1

	α	β	γ
SB_0	1	0	1
SB_1	1	0	1
SB_2	1	1	1


Logic Regions Identification

Sboxes

Current SBox = SB_0



Current SBox = SB_0



LR_MAP			
	α	β	γ
S_1	1	0	0
S_2	1	1	1
S_3	0	1	0
S_4	1	0	1
S_5	0	0	1

SB_MAP			
	α	β	γ
SB_0	1	0	1
SB_1	1	0	1
SB_2	1	1	1


LR_MAP			
	α	β	γ
S_1	1	0	0
S_2	1	1	1
S_3	0	1	0
S_4	1	0	1
S_5	0	0	1

SB_MAP			
	α	β	γ
SB_0	1	0	1
SB_1	1	0	1
SB_2	1	1	1

Logic Regions Identification

Sboxes

Current SBox = SB_1




	α	β	γ
S_1	1	0	0
S_2	1	1	1
S_3	0	1	0
S_4	1	0	1
S_5	0	0	1

	α	β	γ
SB_0	1	0	1
SB_1	1	0	1
SB_2	1	1	1


Logic Regions Identification

Sboxes

Current SBox = SB_1



Current SBox = SB_1



LR_MAP			
	α	β	γ
S_1	1	0	0
S_2	1	1	1
S_3	0	1	0
S_4	1	0	1
S_5	0	0	1

SB_MAP			
	α	β	γ
SB_0	1	0	1
SB_1	1	0	1
SB_2	1	1	1


LR_MAP			
	α	β	γ
S_1	1	0	0
S_2	1	1	1
S_3	0	1	0
S_4	1	0	1
S_5	0	0	1

SB_MAP			
	α	β	γ
SB_0	1	0	1
SB_1	1	0	1
SB_2	1	1	1

Logic Regions Identification

Sboxes

Current SBox = SB_2




	α	β	γ
S ₁	1	0	0
S ₂	1	1	1
S ₃	0	1	0
S ₄	1	0	1
S ₅	0	0	1

	α	β	γ
SB_0	1	0	1
SB_1	1	0	1
SB_2	1	1	1


Logic Regions Identification

Sboxes

Current SBox = SB_2



Current SBox = SB_2



LR_MAP			
	α	β	γ
S ₁	1	0	0
S ₂	1	1	1
S ₃	0	1	0
S ₄	1	0	1
S ₅	0	0	1

SB_MAP			
	α	β	γ
SB_0	1	0	1
SB_1	1	0	1
SB_2	1	1	1

LR_MAP			
	α	β	γ
S ₁	1	0	0
S ₂	1	1	1
S ₃	0	1	0
S ₄	1	0	1
S ₅	0	0	1

SB_MAP			
	α	β	γ
SB_0	1	0	1
SB_1	1	0	1
SB_2	1	1	1

Logic Regions Identification

Sboxes

