IEEE International Symposium on Circuits and Systems - May 20 - 23, 2012 – Seoul, KOREA

MULTI-PURPOSE SYSTEMS: A NOVEL DATAFLOW-BASED GENERATION AND MAPPING STRATEGY

JEAN FRANCOIS NEZAN

European university of Brittany, France INSA, IETR, UMR 6164, F-35708 RENNES

Jean-Francois.Nezan@insa-rennes.fr www.insa-rennes.fr

Reconfigurable architectures

Reconfigurable architectures are specialized computing platforms capable of changing

NICOLAS SIRET AND MATTHIEU WIPLIEZ

FRANCESCA PALUMBO AND LUIGI RAFFO

Synflow, France **50C rue Papu, 35000 RENNES**

[nicolas.siret,matthieu.wipliez]@synflow.com www.synflow.com

Introduction

Manual creation of hardware designs for multipurpose systems has always required a lot of effort in addition to being error-prone and timeconsuming.

University of Cagliari, Italy Piazza D'Armi, 09123 CAGLIARI

[francesca.palumbo,luigi]@diee.unica.it http://eolab.diee.unica.it/people/palumbo

Reconfigurable Video Coding (RVC)

RVC is an MPEG standard that gives the possibility of specifying video decoders as dataflow

configuration to serve the targeted computations.



To tackle these issues, we propose a novel design flow based on the Dataflow Process Networks Model of Computation that combine two tools: the Multi-Dataflow Composer and the Open RVC-CAL **Compiler.** Our approach guarantees runtime efficiency and on-chip area saving both on FPGAs and ASICs.





Multi-Dataflow Composer (MDC)

MDC handles the automatic mapping of dataflow programs into a reconfigurable multi-purpose substrate





Novel dataflow-based design flow

The novel design flow allows multiple D-MoC models to be mapped as coarse-grained reconfigurable hardware.

Open RVC-Cal Compiler (Orcc - VHDL)

Orcc handles the compilation of RVC functional units into efficient, understandable, and multitarget VHDL code





N:N(NETWORKS)

Packages

Orcc VHDL Library

VHDL network 3

EDA commercial

tools

IDCT 2D use-case

This RVC program is a complex application that highlight the results of our approach



This RVC program is a proof concept: starting from two IDCT1D and automatically generate a CGRRA model

FPGA: 5% area-saving (one actor shared: Final) and same frequency / throughputs.

Conclusion



Promising results have been achieved both on FPGAs and ASICs, resulting in 30% and 40% area savings respectively, at a negligible frequency penalty.

This dataflow-based design flow contributes to close the gap between hardware and software, automatically mapping complex software applications on various hardware platforms. Flexibility and specialization needs are met exploiting a coarse-grained RP.





Founded by: Region of Sardinia, POR Sardegna FSE 2007-2013, L.R.7/2007 "Promotion of the scientific research and technological innovation in Sardinia" under grant agreement CRP-18324 RPCT Project